# KAIST <br> EE209: Programming Structures for EE <br> A Subset of IA-32 Assembly Language 

## 1. Instruction Operands

### 1.1 Immediate Operands

Syntax: \$i
Semantics: Evaluates to i. Note that i could be a label...

Syntax: \$ label
Semantics: Evaluates to the memory address denoted by label.

### 1.2 Register Operands

Syntax: \%r
Semantics: Evaluates to reg[r], that is, the contents of register $r$.

### 1.3 Memory Operands

Syntax: disp (\%base, \%index, scale)
Semantics:
disp is a literal or label.
base is a general purpose register.
index is any general purpose register except EBP.
scale is the literal $1,2,4$, or 8 .
One of disp, base, or index is required. All other fields are optional.

Evaluates to the contents of memory at a certain address. The address is computed using this formula:

$$
d i s p+\operatorname{reg}[b a s e]+(\operatorname{reg}[\text { index] }] \text { scale })
$$

The default disp is 0 . The default scale is 1 . If base is omitted, then reg[base] evaluates to 0 . If index is omitted, then reg[index] evaluates to 0 .

## 2. Commonly Used Memory Operands

| Syntax | Semantics | Description |
| :---: | :---: | :---: |
| label | disp: label <br> base: (none) <br> index: (none) <br> scale: (none) <br> mem[0+(0*0)+label] <br> mem[label] | Direct Addressing. The contents of memory at a certain address. The offset of that address is denoted by label. <br> Often used to access a long, word, or byte in the bss, data, or rodata section. |
| (\%r) | disp: (none) <br> base: r <br> index: (none) <br> scale: ( none) <br> $\operatorname{mem}\left[r e g[r]+\left(0^{*} 0\right)+0\right]$ <br> $\operatorname{mem}[r e g[r]]$ | Indirect Addressing. The contents of memory at a certain address. The offset of that address is the contents of register $r$. <br> Often used to access a long, word, or byte in the stack section. |
| i(\%r) | disp: i <br> base: r <br> index: (none) <br> scale: (none) <br> mem[reg[r]+(0*0)+i] <br> mem[reg[r]+i] | Base-Pointer Addressing. The contents of memory at a certain address. The offset of that address is the sum of $i$ and the contents of register $r$. <br> Often used to access a long, word, or byte in the stack section. |
| label(\%r) | disp: label base: $r$ index: (none) scale: (none) mem $\left[r\right.$ reg $\left.[r]+\left(0^{*} 0\right)+l a b e l\right]$ $\operatorname{mem}[$ reg $[r]+l a b e l]$ | Indexed Addressing. The contents of memory at a certain address. The offset of that address is the sum of the address denoted by label and the contents of register $r$. <br> Often used to access an array of bytes (characters) in the bss, data, or rodata section. |
| label(, \%r, i) | disp: label base: (none) index: $r$ scale: $i$ mem[ $0+(r e g[r] * i)+l a b e l]$ $\operatorname{mem}\left[\left(\operatorname{reg}[r]^{*} i\right)+\right.$ label $]$ | Indexed Addressing. The contents of memory at a certain address. The offset of that address is the sum of the address denoted by label, and the contents of register $r$ multiplied by $i$. <br> Often used to access an array of longs or words in the bss, data, or rodata section. |

## 3. Assembler Mnemonics

Key:
src: a source operand
dest: a destination operand
$I$ : an immediate operand
$R$ : a register operand
$M$ : a memory operand
label: a label operand
For each instruction, at most one operand can be a memory operand.

### 3.1. Data Transfer Mnemonics

| Syntax | Semantics | Description |
| :---: | :---: | :---: |
| mov\{l,w, b\} srcIRM, destRM | dest = src; | Move. Copy src to dest. Flags affected: None |
| movsb\{l,w\} srcRM, destR | dest = src; | Move Sign-Extended Byte. Copy byte operand src to word or long operand dest, extending the sign of src. <br> Flags affected: None |
| movswl srcRM, destR | dest = src; | Move Sign-Extended Word. Copy word operand sec to long operand dest, extending the sign of $s r c$. Flags affected: None |
| movzb\{l,w\} srcRM, destR | dest = src; | Move Zero-Extended Byte. Copy byte operand src to word or long operand dest, setting the high-order bytes of dest to 0 . Flags affected: None |
| movzwl srcRM, destR | dest = src; | Move Zero-Extended Word. Copy word operand src to long operand dest, setting the high-order bytes of dest to 0 . Flags affected: None |
| push\{l,w\} srcIRM | reg[ESP] = reg[ESP] - \{4,2\}; mem[reg[ESP]] =src; | Push. Push src onto the stack. Flags affected: None |
| pop\{l,w\} destRM | ```dest = mem[reg[ESP]]; reg[ESP] = reg[ESP] + {4,2};``` | Pop. Pop from the stack into dest. Flags affected: None |
| lea\{l,w\} srcM, destR | dest = \&src; | Load Effective Address. Assign the address of src to dest. <br> Flags affected: None |
| cltd | reg[EDX:EAX] = reg[EAX]; | Convert Long to Double Register. Sign extend the contents of register EAX into the register pair EDX:EAX, typically in preparation for idivl. Flags affected: None |
| cwtd | reg[DX:AX] = reg[AX]; | Convert Word to Double Register. Sign extend the contents of register AX into the register pair DX:AX, typically in preparation for idivw. Flags affected: None |
| cbtw | $\mathrm{reg}[\mathrm{AX}]=\mathrm{reg}[\mathrm{AL}]$; | Convert Byte to Word. Sign extend the contents of register AL into register AX, typically in preparation for idivb. Flags affected: None |
| leave | Equivalent to: movl \%ebp, \%esp popl \%ebp | Pop a stack frame in preparation for leaving a function. Flags affected: None |

### 3.2. Arithmetic Mnemonics

| Syntax | Semantics | Description |
| :---: | :---: | :---: |
| add\{l,w,b\} srcIRM, destRM | dest = dest + src; | Add. Add src to dest. Flags affected: O, S, Z, A, C, P |
| adc\{l,w,b\} srcIRM, destRM | dest = dest + src + C; | Add with Carry. Add src and the carry flag to dest. <br> Flags affected: O, S, Z, A, C, P |
| sub\{l,w,b\} srcIRM, destRM | dest = dest - src; | Subtract. Subtract src from dest. Flags affected: O, S, Z, A, C, P |
| inc\{l,w, b\} destRM | dest = dest + 1; | Increment. Increment dest. Flags affected: O, S, Z, A, P |
| $\mathrm{dec}\{\mathrm{l}, \mathrm{w}, \mathrm{b}\}$ destRM | dest = dest - 1; | Decrement. Decrement dest. Flags affected: O, S, Z, A, P |
| neg\{l,w,b\} destRM | dest = -dest; | Negate. Negate dest. <br> Flags affected: O, S, Z, A, C, P |
| imull srcRM | reg[EDX:EAX] = reg[EAX]*src; | Signed Multiply. Multiply the contents of register EAX by src, and store the product in registers EDX:EAX. <br> Flags affected: O, S, Z, A, C, P |
| imulw srcRM | reg[DX:AX] = reg[AX]*src; | Signed Multiply. Multiply the contents of register AX by src, and store the product in registers DX:AX. <br> Flags affected: O, S, Z, A, C, P |
| imulb srcRM | $\operatorname{reg}[\mathrm{AX}]=\mathrm{reg}[\mathrm{AL}]^{*} \mathrm{src}$; | Signed Multiply. Multiply the contents of register AL by $s r c$, and store the product in AX. <br> Flags affected: O, S, Z, A, C, P |
| idivl srcRM | $\begin{aligned} & \text { reg[EAX] }=\text { reg[EDX:EAX]/src; } \\ & \text { reg[EDX] }=\text { reg[EDX:EAX]\%src; } \end{aligned}$ | Signed Divide. Divide the contents of registers EDX:EAX by src, and store the quotient in register EAX and the remainder in register EDX. <br> Flags affected: O, S, Z, A, C, P |
| idivw srcRM | $\begin{aligned} & \mathrm{reg}[\mathrm{AX}]=\mathrm{reg}[\mathrm{DX:AX}] / s r c ; \\ & \mathrm{reg}[\mathrm{DX}]=\mathrm{reg}[\mathrm{DX:AX}] \% s r c ; \end{aligned}$ | Signed Divide. Divide the contents of registers DX:AX by src, and store the quotient in register AX and the remainder in register DX. <br> Flags affected: O, S, Z, A, C, P |
| idivb srcRM | $\begin{aligned} & \mathrm{reg}[\mathrm{AL}]=\mathrm{reg}[\mathrm{AX}] / s r c ; \\ & \mathrm{reg}[\mathrm{AH}]=\mathrm{reg}[\mathrm{AX}] \% s r c ; \end{aligned}$ | Signed Divide. Divide the contents of register AX by $s r c$, and store the quotient in register AL and the remainder in register AH. <br> Flags affected: O, S, Z, A, C, P |
| mull srcRM | reg[EDX:EAX] = reg[EAX]*src; | Unsigned Multiply. Multiply the contents of register EAX by src, and store the product in registers EDX:EAX. Flags affected: O, S, Z, A, C, P |
| mulw srcRM | reg[DX:AX] = reg[AX]*src; | Unsigned Multiply. Multiply the contents of register AX by src, and store the product in registers DX:AX. <br> Flags affected: O, S, Z, A, C, P |
| mulb srcRM | $\operatorname{reg}[\mathrm{AX}]=\mathrm{reg}[\mathrm{AL}] * s r c ;$ | Unsigned Multiply. Multiply the contents of register AL by src, and store the product in AX. |
| divl srcRM | $\begin{aligned} & \text { reg[EAX] }=\text { reg[EDX:EAX]/src; } \\ & \text { reg[EDX] }=\text { reg[EDX:EAX]\%src; } \end{aligned}$ | Unsigned Divide. Divide the contents of registers EDX:EAX by src, and store the quotient in register EAX and the remainder in register EDX. Flags affected: O, S, Z, A, C, P |
| divw srcRM | $\begin{aligned} & \mathrm{reg}[A X]=\mathrm{reg}[D X: A X] / s r c ; \\ & \mathrm{reg}[D X]=\mathrm{reg}[\mathrm{DX:AX}] \% s r c ; \end{aligned}$ | Unsigned Divide. Divide the contents of registers DX:AX by src, and store the quotient in register AX and the remainder in register DX. <br> Flags affected: O, S, Z, A, C, P |


| divb srcRM | reg[AL] = reg[AX]/src; <br> $\operatorname{reg}[\mathrm{AH}]=\mathrm{reg}[\mathrm{AX}] \% s r c ;$ | Unsigned Divide. Divide the contents of <br> register AX by src, and store the quotient <br> in register AL and the remainder in <br> register AH. <br> Flags affected: O, S, Z, A, C, P |
| :--- | :--- | :--- |

### 3.3. Bitwise Mnemonics

| Syntax | Semantics | Description |
| :---: | :---: | :---: |
| and\{l,w, b\} srcIRM, destRM | dest = dest \& src; | And. Bitwise and src into dest. Flags affected: O, S, Z, A, C, P |
| or\{l,w,b\} srcIRM, destRM | dest = dest \| src; | Or. Bitwise or src nito dest. Flags affected: O, S, Z, A, C, P |
| xor\{l,w,b\} srcIRM, destRM | dest = dest ^ src; | Exclusive Or. Bitwise exclusive or src into dest. <br> Flags affected: O, S, Z, A, C, P |
| not\{l,w, b\} destrM | dest = ~dest; | Not. Bitwise not dest. Flags affected: None |
| sal\{l,w,b\} srcIR, destRM | dest = dest << src; | Shift Arithmetic Left. Shift dest to the left src bits, filling with zeros. Flags affected: O, S, Z, A, C, P |
| sar\{l,w,b\} srcIR, destRM | dest = dest >> src; | Shift Arithmetic Right. Shift dest to the right $s r c$ bits, sign extending the number. Flags affected: O, S, Z, A, C, P |
| shl\{l,w,b\} srcIR, destRM | (Same as sal) | Shift Left. (Same as sal.) <br> Flags affected: O, S, Z, A, C, P |
| shr ${ }^{\text {l,w,b }}$ SrcIR, destRM | (Same as sar) | Shift Right. Shift dest to the right src bits, filling with zeros. <br> Flags affected: O, S, Z, A, C, P |

### 3.4. Control Transfer Mnemonics

| Syntax | Semantics | Description |
| :---: | :---: | :---: |
| cmp $2 \mathrm{l}, \mathrm{w}, \mathrm{b}\}$ srcIRM1,srcRM2 | reg[EFLAGS] = srcRM2 comparedWith srcIRM1 | Compare. Compute src2 - src1 and set flags in the EFLAGS register based upon the result. <br> Flags affected: O, S, Z, A, C, P |
| test\{1,w, b\} srcIRM1, srcRM2 | reg[EFLAGS] $=$ srcRM2 andedWith srcIRM1 | Test. Compute src2 \& src1 and set flags in the EFLAGS register based upon the result. <br> Flags affected: S, Z, P (O and C set to 0 ) |
| jmp label | reg[EIP] = label; | Jump. Jump to label. Flags affected: None |
| j\{e,ne\} label | ```if (reg[EFLAGS] appropriate) reg[EIP] = label;``` | Conditional Jump. Jump to label iff the flags in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers. Flags affected: None |
| j\{1, le, g, ge \} label | ```if (reg[EFLAGS] appropriate) reg[EIP] = label;``` | Signed Conditional Jump. Jump to label iff the condition codes in the EFLAGS register indicate a less than, less than or equal to, greater than, or greater than or equal to (respectively) relationship between the most recently compared numbers. <br> Flags affected: None |
| j $\{\mathrm{b}, \mathrm{be}, \mathrm{a}, \mathrm{ae}\}$ label | ```if (reg[EFLAGS] appropriate) reg[EIP] = label;``` | Unsigned Conditional Jump. Jump to label iff the condition codes in the EFLAGS register indicate a below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. Flags affected: None |


| call label | reg[ESP] = reg[ESP] - 4; <br> mem[reg[ESP] $=~ r e g[E I P] ; ~$ | Call. Call the function that begins at <br> label. <br> reg[EIP] = label; |
| :--- | :--- | :--- |
| Flags affected: None |  |  |

## 4. Assembler Directives

| Syntax | Description |
| :---: | :---: |
| label: | Record the fact that label marks the current location within the current section |
| .section ".sectionname" | Make the sectionname section the current section |
| . Skip $n$ | Skip $n$ bytes of memory in the current section |
| . align $n$ | Skip as many bytes of memory in the current section as necessary so the current location is evenly divisible by $n$ |
| .byte bytevalue1, bytevalue2, ... | Allocate one byte of memory containing bytevalue1, one byte of memory containing bytevalue $2, \ldots$ in the current section |
| .word wordvalue1, wordvalue2, | Allocate two bytes of memory containing wordvalue1, two bytes of memory containing wordvalue2, ... in the current section |
| .long longvalue1, longvalue2, ... | Allocate four bytes of memory containing longvalue1, four bytes of memory containing longvalue2, ... in the current section |
| .ascii "string1", "string2", | Allocate memory containing the characters from string1, string $2, \ldots$ in the current section |
| .asciz "string1", "string2", ... | Allocate memory containing string1, string2, ..., where each string is ' 10 ' terminated, in the current section |
| .string "string1", "string2", | (Same as .asciz) |
| .globl label1, label2, ... | Mark label1, label2, ... so they are accessible by code generated from other source code files |
| .equ name, expr | Define name as a symbolic alias for expr |
| .lcomm label, $n$ [,align] | Allocate $n$ bytes, marked by label, in the bss section [and align the bytes on an align-byte boundary] |
| .comm label, n, [,align] | Allocate $n$ bytes, marked by label, in the bss section, mark label so it is accessible by code generated from other source code files [and align the bytes on an align-byte boundary] |
| .type label,@function | Mark label so the linker knows that it denotes the beginning of a function |

