## KAIST

# EE209: Programming Structures for EE A Subset of IA-32 Assembly Language

## 1. Instruction Operands

### 1.1 Immediate Operands

Syntax: \$i

Semantics: Evaluates to i. Note that i could be a label ...

Syntax: \$labelSemantics: Evaluates to the memory address denoted by label.

### 1.2 Register Operands

Syntax: \$rSemantics: Evaluates to reg[r], that is, the contents of register *r*.

### 1.3 Memory Operands

Syntax: disp(%base, %index, scale)
Semantics:

*disp* is a literal or label. *base* is a general purpose register. *index* is any general purpose register except EBP. *scale* is the literal 1, 2, 4, or 8.

One of *disp*, *base*, or *index* is required. All other fields are optional.

Evaluates to the contents of memory at a certain address. The address is computed using this formula:

disp + reg[base] + (reg[index] \* scale)

The default *disp* is 0. The default *scale* is 1. If *base* is omitted, then reg[*base*] evaluates to 0. If *index* is omitted, then reg[*index*] evaluates to 0.

## 2. Commonly Used Memory Operands

Syntax	Semantics	Description
label	disp: <i>label</i> base: (none) index: (none) scale: (none)	<b>Direct Addressing</b> . The contents of memory at a certain address. The offset of that address is denoted by <i>label</i> .
	mem[0+(0*0)+labe1] mem[labe1]	Often used to access a long, word, or byte in the <b>bss</b> , <b>data</b> , or <b>rodata</b> section.
(%r)	disp: (none) base: r index: (none) scale: (none)	<b>Indirect Addressing</b> . The contents of memory at a certain address. The offset of that address is the contents of register $r$ .
	<pre>mem[reg[r]+(0*0)+0] mem[reg[r]]</pre>	Often used to access a long, word, or byte in the <b>stack</b> section.
i(%r)	<pre>disp: i base: r index: (none) scale: (none) mem[reg[r]+(0*0)+i]</pre>	<b>Base-Pointer Addressing</b> . The contents of memory at a certain address. The offset of that address is the sum of <i>i</i> and the contents of register <i>r</i> .
	mem[reg[r]+i]	Often used to access a long, word, or byte in the <b>stack</b> section.
label(%r)	<pre>disp: label base: r index: (none) scale: (none) mem[reg[r]+(0*0)+label]</pre>	<b>Indexed Addressing</b> . The contents of memory at a certain address. The offset of that address is the sum of the address denoted by <i>label</i> and the contents of register $r$ .
	<pre>mem[reg[r]+label]</pre>	Often used to access an array of bytes (characters) in the <b>bss</b> , <b>data</b> , or <b>rodata</b> section.
label(,%r,i)	<pre>disp: label base: (none) index: r scale: i mem[0+(reg[r]*i)+label]</pre>	<b>Indexed Addressing</b> . The contents of memory at a certain address. The offset of that address is the sum of the address denoted by <i>label</i> , and the contents of register <i>r</i> multiplied by <i>i</i> .
	<pre>mem[(reg[r]*i)+label]</pre>	Often used to access an array of longs or words in the <b>bss</b> , <b>data</b> , or <b>rodata</b> section.

## **3.** Assembler Mnemonics

Key:

src: a source operanddest: a destination operandI: an immediate operandR: a register operandM: a memory operandlabel: a label operand

For each instruction, at most one operand can be a memory operand.

#### **3.1. Data Transfer Mnemonics**

Syntax	Semantics	Description
<pre>mov{l,w,b} srcIRM, destRM</pre>	dest = src;	Move. Copy src to dest.
		Flags affected: None
<pre>movsb{l,w} srcRM, destR</pre>	dest = src;	Move Sign-Extended Byte. Copy byte
		operand src to word or long operand dest,
		extending the sign of <i>src</i> .
		Flags affected: None
movswl <i>srcRM</i> , <i>destR</i>	dest = src;	Move Sign-Extended Word. Copy word
		operand src to long operand dest,
		extending the sign of <i>src</i> .
		Flags affected: None
<pre>movzb{l,w} srcRM, destR</pre>	dest = src;	Move Zero-Extended Byte. Copy byte
		operand src to word or long operand dest,
		setting the high-order bytes of <i>dest</i> to 0.
		Flags affected: None
movzwl <i>srcRM, destR</i>	dest = src;	Move Zero-Extended Word. Copy word
		operand src to long operand dest, setting
		the high-order bytes of <i>dest</i> to 0.
		Flags affected: None
push{1,w} srcIRM	$reg[ESP] = reg[ESP] - {4,2};$	<b>Push</b> . Push <i>src</i> onto the stack.
	<pre>mem[reg[ESP]] = src;</pre>	Flags affected: None
pop{1,w} destRM	dest = mem[reg[ESP]];	<b>Pop.</b> Pop from the stack into <i>dest</i> .
	$reg[ESP] = reg[ESP] + \{4,2\};$	Flags affected: None
<pre>lea{1,w} srcM, destR</pre>	dest = &src	Load Effective Address. Assign the
		address of src to dest.
		Flags affected: None
cltd	<pre>reg[EDX:EAX] = reg[EAX];</pre>	Convert Long to Double Register. Sign
		extend the contents of register EAX into
		the register pair EDX:EAX, typically in
		preparation for idivl.
		Flags affected: None
cwtd	<pre>reg[DX:AX] = reg[AX];</pre>	Convert Word to Double Register. Sign
		extend the contents of register AX into the
		register pair DX:AX, typically in
		preparation for idivw.
		Flags affected: None
cbtw	<pre>reg[AX] = reg[AL];</pre>	<b>Convert Byte to Word.</b> Sign extend the
		contents of register AL into register AX,
		typically in preparation for idivb.
1	Remained and that	Flags affected: None
leave	Equivalent to: movl %ebp, %esp	Pop a stack frame in preparation for <b>leaving</b> a function.
	popl %ebp	Flags affected: None

### **3.2.** Arithmetic Mnemonics

Syntax	Semantics	Description
add{1,w,b} <i>srcIRM</i> , <i>destRM</i>	dest = dest + src;	Add. Add src to dest.
		Flags affected: O, S, Z, A, C, P
adc{1,w,b} <i>srcIRM</i> , <i>destRM</i>	dest = dest + src + C;	Add with Carry. Add src and the carry
		flag to dest.
		Flags affected: O, S, Z, A, C, P
<pre>sub{l,w,b} srcIRM, destRM</pre>	dest = dest - src;	Subtract. Subtract <i>src</i> from <i>dest</i> .
Sub(1, w, b) Sicilia, descha	uest - uest - sicr	Flags affected: O, S, Z, A, C, P
<pre>inc{1,w,b} destRM</pre>	dest = dest + 1;	Increment. Increment <i>dest</i> .
Inc(I,w,b) destrm	dest = dest + 1	Flags affected: O, S, Z, A, P
	dest = dest - 1;	<b>Decrement</b> . Decrement <i>dest</i> .
<pre>dec{l,w,b} destRM</pre>	dest = dest - 1;	
		Flags affected: O, S, Z, A, P
neg{l,w,b} <i>destRM</i>	dest = -dest;	Negate. Negate <i>dest</i> .
		Flags affected: O, S, Z, A, C, P
imull <i>srcRM</i>	<pre>reg[EDX:EAX] = reg[EAX]*src;</pre>	Signed Multiply. Multiply the contents of
		register EAX by src, and store the product
		in registers EDX:EAX.
		Flags affected: O, S, Z, A, C, P
imulw <i>srcRM</i>	<pre>reg[DX:AX] = reg[AX]*src;</pre>	Signed Multiply. Multiply the contents of
		register AX by src, and store the product
		in registers DX:AX.
		Flags affected: O, S, Z, A, C, P
imulb <i>srcRM</i>	<pre>reg[AX] = reg[AL]*src;</pre>	Signed Multiply. Multiply the contents of
		register AL by src, and store the product in
		AX.
		Flags affected: O, S, Z, A, C, P
idivl <i>srcRM</i>	<pre>reg[EAX] = reg[EDX:EAX]/src;</pre>	Signed Divide. Divide the contents of
	reg[EDX] = reg[EDX:EAX]% <i>src;</i>	registers EDX:EAX by src, and store the
		quotient in register EAX and the
		remainder in register EDX.
		Flags affected: O, S, Z, A, C, P
idivw <i>srcRM</i>	reg[AX] = reg[DX:AX]/src;	Signed Divide. Divide the contents of
	reg[DX] = reg[DX:AX]%src;	registers DX:AX by src, and store the
		quotient in register AX and the remainder
		in register DX.
		Flags affected: O, S, Z, A, C, P
idivb <i>srcRM</i>	reg[AL] = reg[AX]/src;	Signed Divide. Divide the contents of
	<pre>reg[AH] = reg[AX]%src;</pre>	register AX by <i>src</i> , and store the quotient
	51 1 51 1	in register AL and the remainder in
		register AH.
		Flags affected: O, S, Z, A, C, P
mull srcRM	<pre>reg[EDX:EAX] = reg[EAX]*src;</pre>	<b>Unsigned Multiply</b> . Multiply the contents
	109(1201 2011) 109(2011) 210,	of register EAX by <i>src</i> , and store the
		product in registers EDX:EAX.
		Flags affected: O, S, Z, A, C, P
mulw srcRM	reg[DX:AX] = reg[AX]*src;	<b>Unsigned Multiply</b> . Multiply the contents
maiw bicht	region imp = regimp bie;	of register AX by <i>src</i> , and store the
		product in registers DX:AX.
		Flags affected: O, S, Z, A, C, P
mulb srcRM	reg[AX] = reg[AL]*src;	<b>Unsigned Multiply</b> . Multiply the contents
MAID SICINI	ICY[AA] - ICY[AU] SICI	of register AL by <i>src</i> , and store the product
		in AX.
dirl and DM	<pre>req[EAX] = req[EDX:EAX]/src;</pre>	
divl srcRM	<pre>reg[EAX] = reg[EDX:EAX]/src; reg[EDX] = reg[EDX:EAX]%src;</pre>	<b>Unsigned Divide</b> . Divide the contents of
	TEALEDY] = TEALEDY.FRY102LC!	registers EDX:EAX by <i>src</i> , and store the
		quotient in register EAX and the
		remainder in register EDX.
		Flags affected: O, S, Z, A, C, P
divw <i>srcRM</i>	<pre>reg[AX] = reg[DX:AX]/src;</pre>	<b>Unsigned Divide</b> . Divide the contents of
	<pre>reg[DX] = reg[DX:AX]%src;</pre>	registers DX:AX by src, and store the
		quotient in register AX and the remainder
		in register DX.
		Flags affected: O, S, Z, A, C, P

divb <i>srcRM</i>	<pre>reg[AL] = reg[AX]/src;</pre>	Unsigned Divide. Divide the contents of
	reg[AH] = reg[AX]%src;	register AX by src, and store the quotient
		in register AL and the remainder in
		register AH.
		Flags affected: O, S, Z, A, C, P

### 3.3. Bitwise Mnemonics

Syntax	Semantics	Description
and{l,w,b} <i>srcIRM</i> , <i>destRM</i>	dest = dest & src;	And. Bitwise and <i>src</i> into <i>dest</i> .
		Flags affected: O, S, Z, A, C, P
or{l,w,b} <i>srcIRM</i> , <i>destRM</i>	dest = dest   src;	<b>Or</b> . Bitwise or <i>src</i> nito <i>dest</i> .
		Flags affected: O, S, Z, A, C, P
<pre>xor{l,w,b} srcIRM, destRM</pre>	dest = dest ^ src;	Exclusive Or. Bitwise exclusive or src
		into dest.
		Flags affected: O, S, Z, A, C, P
not{1,w,b} destRM	dest = ~dest;	Not. Bitwise not <i>dest</i> .
		Flags affected: None
<pre>sal{l,w,b} srcIR, destRM</pre>	dest = dest << src;	Shift Arithmetic Left. Shift dest to the
		left src bits, filling with zeros.
		Flags affected: O, S, Z, A, C, P
<pre>sar{l,w,b} srcIR, destRM</pre>	dest = dest >> src;	Shift Arithmetic Right. Shift dest to the
		right src bits, sign extending the number.
		Flags affected: O, S, Z, A, C, P
<pre>shl{l,w,b} srcIR, destRM</pre>	(Same as sal)	Shift Left. (Same as sal.)
		Flags affected: O, S, Z, A, C, P
<pre>shr{l,w,b} srcIR, destRM</pre>	(Same as sar)	Shift Right. Shift <i>dest</i> to the right <i>src</i> bits,
		filling with zeros.
		Flags affected: O, S, Z, A, C, P

## **3.4.** Control Transfer Mnemonics

Syntax	Semantics	Description
<pre>cmp{l,w,b} srcIRM1,srcRM2</pre>	<pre>reg[EFLAGS] =     srcRM2 comparedWith srcIRM1</pre>	<b>Compare</b> . Compute <i>src2</i> - <i>src1</i> and set flags in the EFLAGS register based upon the result. Flags affected: O, S, Z, A, C, P
<pre>test{l,w,b} srcIRM1,srcRM2</pre>	reg[EFLAGS] = <i>srcRM2</i> andedWith <i>srcIRM1</i>	<b>Test</b> . Compute <i>src2</i> & <i>src1</i> and set flags in the EFLAGS register based upon the result. Flags affected: S, Z, P (O and C set to 0)
jmp label	reg[EIP] = <i>label;</i>	<b>Jump</b> . Jump to <i>label</i> . Flags affected: None
j{e,ne} <i>label</i>	<pre>if (reg[EFLAGS] appropriate)   reg[EIP] = label;</pre>	<b>Conditional Jump.</b> Jump to <i>label</i> iff the flags in the EFLAGS register indicate an equality or inequality (respectively) relationship between the most recently compared numbers. Flags affected: None
j{l,le,g,ge} <i>label</i>	<pre>if (reg[EFLAGS] appropriate)   reg[EIP] = label;</pre>	Signed Conditional Jump. Jump to <i>label</i> iff the condition codes in the EFLAGS register indicate a less than, less than or equal to, greater than, or greater than or equal to (respectively) relationship between the most recently compared numbers. Flags affected: None
j{b,be,a,ae} <i>label</i>	if (reg[EFLAGS] appropriate) reg[EIP] = <i>label;</i>	<b>Unsigned Conditional Jump</b> . Jump to <i>label</i> iff the condition codes in the EFLAGS register indicate a below, below or equal to, above, or above or equal to (respectively) relationship between the most recently compared numbers. Flags affected: None

call label	<pre>reg[ESP] = reg[ESP] - 4; mem[reg[ESP]] = reg[EIP]; reg[EIP] = label;</pre>	<b>Call.</b> Call the function that begins at <i>label.</i> Flags affected: None
call * <i>srcR</i>	<pre>reg[ESP] = reg[ESP] - 4; mem[reg[ESP]] = reg[EIP]; reg[EIP] = reg[srcR];</pre>	Call. Call the function whose address is in <i>src</i> . Flags affected: None
ret	<pre>reg[EIP] = mem[reg[ESP]]; reg[ESP] = reg[ESP] + 4;</pre>	<b>Return</b> . Return from the current function. Flags affected: None
int <i>srcIR</i> M	Generate interrupt number <i>src</i>	<b>Interrupt</b> . Generate interrupt number <i>src</i> . Flags affected: None

## 4. Assembler Directives

Syntax	Description
label:	Record the fact that <i>label</i> marks the current location within the
	current section
.section ".sectionname"	Make the sectionname section the current section
.skip n	Skip <i>n</i> bytes of memory in the current section
.align <i>n</i>	Skip as many bytes of memory in the current section as
	necessary so the current location is evenly divisible by $n$
.byte bytevalue1, bytevalue2,	Allocate one byte of memory containing bytevalue1, one byte of
	memory containing bytevalue2, in the current section
.word wordvalue1, wordvalue2,	Allocate two bytes of memory containing wordvalue1, two
	bytes of memory containing wordvalue2, in the current
	section
.long longvalue1, longvalue2,	Allocate four bytes of memory containing <i>longvalue1</i> , four
	bytes of memory containing <i>longvalue2</i> , in the current section
.ascii " <i>string1</i> ", " <i>string2</i> ",	Allocate memory containing the characters from <i>string1</i> ,
	string2, in the current section
<pre>.asciz "string1", "string2",</pre>	Allocate memory containing <i>string1</i> , <i>string2</i> ,, where each
	string is '\0' terminated, in the current section
.string "string1", "string2",	(Same as .asciz)
.globl label1, label2,	Mark <i>label1</i> , <i>label2</i> , so they are accessible by code generated
	from other source code files
.equ name, expr	Define name as a symbolic alias for expr
.lcomm label, n [,align]	Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section [and align
	the bytes on an <i>align</i> -byte boundary]
.comm label, n, [,align]	Allocate <i>n</i> bytes, marked by <i>label</i> , in the bss section, mark label
	so it is accessible by code generated from other source code files
	[and align the bytes on an <i>align</i> -byte boundary]
.type label,@function	Mark <i>label</i> so the linker knows that it denotes the beginning of a
	function

Modified by Asim Jamshed

Copyright © 2009 by Robert M. Dondero, Jr.